

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,774	(01/12/2004	Edward Herbert	1773 EXAMINER	
23729	7590	04/28/2005			
Edward He		1	TRA, ANH QUAN		
1 Dyer Cemetery Road Canton, CT 06019-2029				ART UNIT	PAPER NUMBER
,				2816	
				DATE MAILED: 04/28/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
	000 440 0	10/707,774	HERBERT, EDWARD				
	Office Action Summary	Examiner	Art Unit				
		Quan Tra	2816				
Period fo	The MAILING DATE of this communication or Reply	appears on the cover sheet with th	e correspondence address				
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFI SIX (6) MONTHS from the mailing date of this communication experiod for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory per ure to reply within the set or extended period for reply will, by streply received by the Office later than three months after the med patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, however, may a reply book. I reply within the statutory minimum of thirty (30) riod will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this communication. DNED (35 U.S.C. & 133).				
Status							
1) 🏻	Responsive to communication(s) filed on 1	7 March 2004					
	<u> </u>	This action is non-final.	•				
3)□	, —						
Disposit	ion of Claims						
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>1-13</u> is/are pending in the applicate 4a) Of the above claim(s) is/are with Claim(s) <u>12 and 13</u> is/are allowed. Claim(s) <u>1-8</u> is/are rejected. Claim(s) <u>9-11</u> is/are objected to. Claim(s) are subject to restriction are	drawn from consideration.					
Applicat	ion Papers						
9)	The specification is objected to by the Exam	niner.					
	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
	Applicant may not request that any objection to						
	Replacement drawing sheet(s) including the cor						
11)	The oath or declaration is objected to by the	Examiner. Note the attached Off	ice Action or form PTO-152.				
Priority ι	ınder 35 U.S.C. § 119						
12)□ a)l	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the papplication from the International But See the attached detailed Office action for a	nents have been received. The sents have been received in Application of the sent section of the sent section (PCT Rule 17.2(a)).	cation No eived in this National Stage				
Attachmen	t(s)						
	e of References Cited (PTO-892)	4) Interview Summ					
3) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB, r No(s)/Mail Date		l Date al Patent Application (PTO-152)				

DETAILED ACTION

This office action is in response to the amendment filed 03/17/05. The rejections of claims 1-8 are maintained.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-3, 7 and 8 are rejected under 35 U.S.C. 102(a) as being anticipated by Parks (USP 6208535).

As to claims 1 and 12, Parks discloses in figure 6A a MOSFET and a gate drive circuit adapted for very fast turn off for reduced crossover power losses, and a method thereof, comprising a first MOSFET comprising a first MOSFET (IRFP250) having a gate, a drain and a source for switching a load current (current going through 606) equal to i_d; at least a second MOSFET (TN07) having a gate, a drain and a source for turning off the first MOSFET; the source of the first MOSFET and the source of the at least a second MOSFET being connected together as a source connection, the gate of the first MOSFET and the drain of the at least a second MOSFET being connected together as a drain-gate connection, the gate of the first MOSFET being characterized by having a very low gate resistance (when transistor TN07 is on, its resistance is low. Thus, the gate resistance of transistor IRFP250 is low when transistor TN07 is on), the on resistance of the at least a second MOSFET being characterized by having a very

Art Unit: 2816

low channel resistance (when the transistor is fully on), the source connection being characterized by having a very low impedance, and the drain-gate connection being characterized by having a very low impedance, so that when the at least a second MOSFET is turned on, a gate current i_g will flow from the gate of the first MOSFET to the source of the first MOSFET through the at least a second MOSFET (because the resistance of transistor TN07 is low when on, all currents will be grounded through transistor TN07), and the gate current i_g is larger than the load current i_d (when transistor TN07 is on, transistor IRFP250 is off. The load current is 0).

As to claim 2, figure 6A shows the at least a second MOSFET is a large number of second MOSFETS (figure 6A shows two TN07 transistors); the source connection is a large number of source connections, and the drain-gate connection is a large number of drain-gate connections.

As to claim 3, figure 6A shows the large number of second MOSFETS are integrated into the first MOSFET die.

As to claim 8, figure 6A shows a gate turn on circuit comprising at least a third MOSFET (LP07) connected to a source of voltage (6V) and an inductor (connected to drain of LP07) connected to the at least a third MOSFET and to the gate of the first MOSFET.

3. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Kinzer et al. (USP 6593662).

Kinzer et al. discloses in figure 7 a MOSFET (1) and a gate drive circuit (2, 3) adapted for very fast turn off for reduced crossover power losses (the "adapted for very fast turn off for reduced crossover power losses" limitation is merely a statement of intended use and as such, not

Art Unit: 2816

given patentable weight), comprising a first MOSFET (1) comprising a first MOSFET die having a gate (G1), a drain 9D1) and a source (S1) for switching a load current equal to id; at least a second MOSFET (3) comprising at least a second MOSFET die having a gate (G3), a drain (D3) and a source (S3) for turning off the first MOSFET; the source of the first MOSFET and the source of the at least a second MOSFET being connected together as a source connection; the gate of the first MOSFET and the drain of the at least a second MOSFET being connected together as a drain-gate connection; the gate of the first MOSFET being characterized by having a very low gate resistance (when transistor 3 is on, it's resistance is low. Thus, the resistance at the gate G1 is low); the on resistance of the at least a second MOSFET being characterized by having a very low channel resistance (when transistor 3 is on, it's resistance is low); the source connection being characterized by having a very low impedance (because the sources are connected directly, the resistance between the sources is low); and the drain-gate connection being characterized by having a very low impedance (the drain G3 is directly connected to the gate G1, therefore, the resistance between the drain D3 and the gate G1 is low), so that when the at least a second MOSFET is turned on, a gate current ig will flow from the gate of the first MOSFET to the source of the first MOSFET through the at least a second MOSFET, and the gate current ig is larger than the load current is (transistor 1 is off when transistor 3 is on. Thus, there is no current going through transistor 1. Therefore, the current going through transistor 3 is greater than the current going through transistor 1).

Page 4

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2816

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 2-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kinzer et al. (USP 6593622) in view of Parks (USP 6208535).

As to claims 2 and 3, Kinzer et al.'s figure 7 shows a MOSFET and a gate driver circuit comprising a first MOSFET (2) a second MOSFET (3) having source connected to the source of the first MOSFET and having drain connected to the gate of the first MOSFET. Thus, figure 7 shows all limitations of the claim except for plurality of second MOSFETs connected in parallel. However, Parks' figure 6A shows a second MOSFET circuit (TN07s) having plurality of second MOSFETs connected in parallel for reducing the total impedance of the second MOSFET circuit, thereby turning off the first MOSFET faster. Therefore, it would have been obvious to one having ordinary skill in the art to modified Kinzer et al.'s second MOSFET with a plurality of second MOSFETs connected in parallel for the purpose of improving circuit speed.

As to claim 4, the modified Kinzer et al.'s figure 3 shows that the first MOSFET comprises a first MOSFET die (1) and the large number of second MOSFETS comprise a second MOSFET die (3), and the at least a second MOSFET die is immediately proximate to the first MOSFET die.

As to claim 5, the modified Kinzer et al.'s figures 8 and 9 shows that the second MOSFET die is mounted upon the first MOSFET die.

As to claim 6, the modified Kinzer's figures 7 and 6 shows that the plurality of second MOSFETs are mounted upon the first MOSFET die and connected thereto as a hybrid circuit.

Art Unit: 2816

6. Claims 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Preslar et al. (USP 5347169) in view of Parks (USP 6208535).

Preslar et al.'s figure 1 shows a MOSFET and a gate driver circuit comprising a first MOSFET (N1) a second MOSFET (NA in figure 2) having source connected to the source of the first MOSFET and having drain connected to the gate of the first MOSFET; a local clamp circuit D1 comprising diode immediate proximate to the first MOSFET. Thus, figure 7 shows all limitations of the claim except the local clamp circuit further comprises a capacitor. However, Parks 's figure 6A shows capacitor (such as the 1µF coupled to 50Vdc) coupled to the supply voltage for stabilizing the supply voltage. Therefore, it would have been obvious to one having ordinary skill in the art to add a capacitor coupled between Vcc and ground for the purpose of stabilizing Vcc).

Allowable Subject Matter

- 7. Claims 9-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 8. Claims 12 and 13 are allowed.

Claims 9-11 would be allowable because the prior art fails to teach that the source voltage is the drain of the first MOSFET.

Claim 12 is allowable because the prior art fails to teach that the very 10w gate resistance in the first MOSFET plus the very low on resistance of the at least a second MOSFET plus the very low resistance of the source to source connection plus the very low resistance of the gate to drain connection is less than the ratio of Vth to Id.

Art Unit: 2816

Claim 13 is allowable because the prior art fails to teach or suggest the sequence of turning off the first and second MOSFETs as claimed.

Response to Arguments

9. Applicant's arguments have been fully considered but they are not persuasive.

Applicant argues that the prior arts fail to teach that the gate current is large than the drain current. However, claim 1 recites that "when the at least a second MOSFET is turned on, a gate current ig will flow from the gate of the first MOSFET to the source of the first MOSFET through the at least a second MOSFET, and the gate current ig is larger than the load current id " as broadest reasonable interpretation, the limitation above requires that current flowing from gate to the source of the first MOSFET is greater than current flowing from drain to source of the first MOSFET when the second MOSFET is on. Clearly, when Park's transistor TN07 is on, transistor IRFP250 is off. Thus, there is no current going through transistor IRFP250.

Therefore, the current going through transistor TN07 is greater than the current going through transistor IRFP250. A similar reason is for the rejection using Kinze et al. reference.

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2816

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Quan Tra Primary Examiner Art Unit 2816

April 25, 2005